

Scholar All articles Recent articles

Results 1 - 10 of about 23,600 for **cache testing**. (0.18 seconds)

All Results

[R Finch](#)

[P Chung](#)

[M Horowitz](#)

[A Salz](#)

[J Keeley](#)

Design of cache test hardware on the HP PA 8500 - group of 10 »

J Brauch, J Fleischman - IEEE DES TEST COMPUT, 1998 - doi.ieeecomputersociety.org

... As shown in figure 1, each half-megabyte **cache** is made up of four, eighth-megabyte memory ... These physical attributes must be considered when **testing** the memory. ...

[Cited by 10](#) - [Related Articles](#) - [Web Search](#) - [BL Direct](#)

Soft fuses using bist for cache self test - group of 2 »

DK Balkin, RM Houle, K Torino, ST Ventrone - US Patent 5,835,504, 1998 - Google Patents

... Baikin et al. [54] SOFT FUSES USING BIST FOR **CACHE SELF TEST** ... A method of **cache testing** and fault correction is implemented subsequent to wafer dicing. ...

[Cited by 7](#) - [Related Articles](#) - [Web Search](#)

On-chip primary cache testing circuit and test method - group of 2 »

JB Pencis, A Ghosh... - US Patent 5,793,941, 1998 - Google Patents

... [54] ON-CHIP PRIMARY **CACHE TESTING** CIRCUIT AND **TEST METHOD** [75] Inventors: Jennifer B. Pencis; Atish Ghosh, both of Austin, Tex. ... ON-CHIP PRIMARY **CACHE TESTING** ...

[Cited by 6](#) - [Related Articles](#) - [Web Search](#)

Test facilitating circuit of microprocessor - group of 3 »

J Mori - US Patent 6,003,142, 1999 - Google Patents

... **cache** memory. This mode is not used in a usual operation and is capable of **testing** the **cache** memory as if it is a simple memory. ...

[Cited by 17](#) - [Related Articles](#) - [Web Search](#)

Cache test sequence for single-ported row repair CAM - group of 2 »

BW Hughes, WK Howlett - US Patent 6,691,252, 2004 - Google Patents

United States Patent Hughes et al. (54) **CACHE TEST SEQUENCE FOR SINGLE- PORTED ROW REPAIR CAM** ... Page 11. **CACHE TEST SEQUENCE FOR SINGLE- PORTED ROW REPAIR CAM** ...

[Cited by 6](#) - [Related Articles](#) - [Web Search](#)

Update on Total Dose and Single Event Effects Testing of the Intel Pentium III (P3) and AMD K7 ... - group of 6 »

JW Howard Jr, MA Carls, R Stattel, CE Rogers, TL ... - MAPLD01_P3. pdf, 2001 MAPLD International Conference ... , 2001 - radhome.gsfc.nasa.gov

... C: Memory/Data **Cache Test** D: Task Switching **Test** E: Instruction **Cache Test** F: Floating Point Unit **Test** (Operation Intensive) G: MMX **Test** H: Timing **Test** Page 9. ...

[Cited by 5](#) - [Related Articles](#) - [View as HTML](#) - [Web Search](#)

Cache testing using a modified snoop cycle command - group of 2 »

H Chin, G Totolos Jr - US Patent 5,613,087, 1997 - Google Patents

... [li] Patent Number: [45] Date of Patent: [54] **CACHE TESTING** USING A MODIFIED SNOOP CYCLE COMMAND ... 5,613,087 **CACHE TESTING** USING A MODIFIED SNOOP CYCLE COMMAND ...

[Cited by 4](#) - [Related Articles](#) - [Web Search](#)

MIPS-X: a 20-MIPS peak, 32-bit microprocessor with on-chip cache - group of 3 »

M Horowitz, P Chow, D Stark, RT Simoni, A Salz, S ... - Solid-State Circuits, IEEE Journal of, 1987 - ieeexplore.ieee.org

... 32-bit Microprocessor with On-Chip **Cache** ... To reduce its memory band- width requirements, MIPS-X includes a 2-kbyte on-chip instruction **cache**. ...

[Cited by 59](#) - [Related Articles](#) - [Web Search](#)

Test apparatus for testing a multilevel cache system with graceful degradation capability - group of 3 »

Scholar All articles Recent articles

Results 1 - 10 of about 34,100 for cache design test. (0.16 seconds)

All Results

[J Hennessy](#)

[D Patterson](#)

[A Aho](#)

[C Lee](#)

[E Rotenberg](#)

Cache design trade-offs for power and performance optimization: a case study

CL Su, AM Despain - ... of the 1995 international symposium on Low power design, 1995 - portal.acm.org
... of Embedded Processors," IEEE **Design & Test** of Computers, Vol. 11, No. 4, pp.
24-31, Dec. 1994. [11] CL Su and Alvin M. Despain, "Cache Designs for Energy ...

Cited by 192 - [Related Articles](#) - [Web Search](#)

Adaptive mode control: A static-power-efficient cache design - group of 18 »

H Zhou, MC Toburen, E Rotenberg, TM Conte - ACM Transactions on Embedded Computing Systems (TECS), 2003 - portal.acm.org
... 3, August 2003. Page 11. Adaptive Mode Control: A Static-Power-Efficient **Cache Design** •
357 Table II. ... go 99 133 jpeg vigo.ppm 166 li test.lsp (queens 7) 202 ...
Cited by 80 - [Related Articles](#) - [Web Search](#)

Computer organization & design: the hardware/software interface - group of 17 »

DA Patterson, JL Hennessy - 1993 - Morgan Kaufmann Publishers Inc. San Francisco, CA, USA
... Touati, Optimal acyclic fine-grain scheduling with cache effects for ... systems,
Proceedings of the conference on **Design, automation and test** in Europe ...
Cited by 745 - [Related Articles](#) - [Web Search](#) - [Library Search](#)

Principles of CMOS VLSI design: a systems perspective - group of 4 »

NHE Weste, K Eshraghian - 1985 - Addison-Wesley Longman Publishing Co., Inc. Boston, MA, USA
... on **Design, automation and test** in Europe, p.591-598, March 27-30, 2000, Paris, France.
Tony D. Givargis, Jörg Henkel, Frank Vahid, Interface and cache power ...
Cited by 1142 - [Related Articles](#) - [Web Search](#) - [Library Search](#)

SimpleScalar: an infrastructure for computer system modeling - group of 19.»

T Austin, E Larson, D Ernst - Computer, 2002 - ieeexplore.ieee.org
... fast mechanism for **design** and **test** provides shorter ... Power-perfor- mance **design** tradeoff
studies can be per ... issue width, instruction window size, cache size, and ...
Cited by 340 - [Related Articles](#) - [Web Search](#) - [BL Direct](#)

The directory-based cache coherence protocol for the DASH multiprocessor - group of 3 »

D Lenoski, J Laudon, K Gharachorloo, A Gupta, J ... - Proceedings of the 17th annual international
symposium on ..., 1990 - portal.acm.org
... 2 **Design** Issues for Distributed Coher- ence Protocols 'The issues that arise in
the **design** of any cache coherence pro- tocol and, in particular, a ...
Cited by 466 - [Related Articles](#) - [Web Search](#)

Frequent value locality and value-centric data cache design - group of 13 »

Y Zhang, J Yang, R Gupta - Proceedings of the ninth international conference on ..., 2000 - portal.acm.org
... in six out of eight programs in SPECint95 **test** suite, ten ... we explore in this paper
is in the **design** of data ... observed that on an average 50% of cache misses for ...
Cited by 59 - [Related Articles](#) - [Web Search](#) - [BL Direct](#)

A high speed embedded cache design with non-intrusive BIST - group of 2 »

S Kornachuk, L McNaughton, R Gibbins, B Nadeau- ... - Memory Technology, **Design** and Testing, 1994.,
Records of the ..., 1994 - ieeexplore.ieee.org
... Research PO Box 3511, Station C, Ottawa, ON, Canada, KIY 4H7 Abstract This paper
describes a 155 MHz wide-word cache **design** and its **test** integration features....
Cited by 12 - [Related Articles](#) - [Web Search](#)

Verifying a Multiprocessor Cache Controller Using Random Test Generation - group of 6 »

DA Wood, GA Gibson, RH Katz - IEEE **Design & Test**, 1990 - portal.acm.org

☐ Search Results

[BROWSE](#)

[SEARCH](#)

[IEEE XPLORE GUIDE](#)

[SUPPORT](#)

Results for "((cache<sentence>test*<and> (cache<in>ti)) <and> (pyr >= 1913 <and>..."

Your search matched 324 of 1489021 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

 [e-mail](#)  [printer friendly](#)

» Search Options

[View Session History](#)

[New Search](#)

» Key

IEEE JNL	IEEE Journal or Magazine
IET JNL	IET Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IET CNF	IET Conference Proceeding
IEEE STD	IEEE Standard

Modify Search

☐ Check to search only within this results set

Display Format: ☒ Citation ☐ Citation & Abstract

☒ view selected items [Select All](#) [Deselect All](#)

View: [1-25](#) | [26-50](#) | [51-75](#) | [76-100](#)

- ☒ 1. The cache DRAM architecture: a DRAM with an on-chip cache memory
Hidaka, H.; Matsuda, Y.; Asakura, M.; Fujishima, K.;
[Micro_JEEE](#)
Volume 10, Issue 2, April 1990 Page(s):14 - 25
Digital Object Identifier 10.1109/40.52944
[AbstractPlus](#) | Full Text: [PDF\(1140 KB\)](#) IEEE JNL
[Rights and Permissions](#)
- ☒ 2. A reconfigurable multilevel parallel texture cache memory with 75-GB/s parallel cache replacement bandwidth
Se-Jeong Park; Jeong-Su Kim; Ramchan Woo; Se-Joong Lee; Kang-Min Lee; Tae-Hum Yang; Jin-Yong Jung; Hoi-Jun Yoo;
[Solid-State Circuits, IEEE Journal of](#)
Volume 37, Issue 5, May 2002 Page(s):612 - 623
Digital Object Identifier 10.1109/4.997855
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(484 KB\)](#) IEEE JNL
[Rights and Permissions](#)
- ☐ 3. Miss-rate reduction in texture cache by adaptive cache indexing
Chun-Ho Kim; Yeon-Ho Im; Lee-Sup Kim;
[Electronics Letters](#)
Volume 40, Issue 10, 13 May 2004 Page(s):597 - 598
Digital Object Identifier 10.1049/el:20040439
[AbstractPlus](#) | Full Text: [PDF\(1278 KB\)](#) IET JNL
- ☒ 4. Simulating L3 caches in real time using hardware accelerated cache simulation (HACS): a case study with SPECint 2000
Watson, M.; Flanagan, J.K.;
[Computer Architecture and High Performance Computing, 2002. Proceedings. 14th Symposium on](#)
28-30 Oct. 2002 Page(s):108 - 114
Digital Object Identifier 10.1109/CAHPC.2002.1180766
[AbstractPlus](#) | Full Text: [PDF\(275 KB\)](#) IEEE CNF
[Rights and Permissions](#)
- ☒ 5. Dynamic loop caching meets preloaded loop caching-a hybrid approach
Gordon-Ross, A.; Vahid, F.;
[Computer Design: VLSI in Computers and Processors, 2002. Proceedings. 2002 IEEE International Conference on](#)
16-18 Sept. 2002 Page(s):446 - 449
Digital Object Identifier 10.1109/ICCD.2002.1106810
[AbstractPlus](#) | Full Text: [PDF\(321 KB\)](#) IEEE CNF
[Rights and Permissions](#)
- ☒ 6. A 16 GB/s, 0.18 μ m cache tile for integrated L2 caches from 256 KB to 2 MB
Miller, J.L.; Conary, J.; DiMarco, D.;
[VLSI Circuits, 2000. Digest of Technical Papers. 2000 Symposium on](#)

☐ Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

SUPPORT

Results for "((verification<in>tl) <and> (cache coherence<in>tl))"

Your search matched 6 of 1489021 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

 e-mail  printer friendly

» Search Options

[View Session History](#)

[New Search](#)

» Key

IEEE JNL	IEEE Journal or Magazine
IET JNL	IET Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IET CNF	IET Conference Proceeding
IEEE STD	IEEE Standard

Modify Search

((verification<in>tl) <and> (cache coherence<in>tl))

Search >

☐ Check to search only within this results set

Display Format: ☒ Citation ☐ Citation & Abstract

view selected items Select All Deselect All

- ☐ **1. A new approach for the verification of cache coherence protocols**
Fong Pong; Dubois, M.;
Parallel and Distributed Systems, IEEE Transactions on
Volume 6, Issue 8, Aug. 1995 Page(s):773 - 787
Digital Object Identifier 10.1109/71.406955
[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(1396 KB) IEEE JNL
[Rights and Permissions](#)
- ☐ **2. Formal automatic verification of cache coherence in multiprocessors with relaxed memory models**
Fong Pong; Dubois, M.;
Parallel and Distributed Systems, IEEE Transactions on
Volume 11, Issue 9, Sept. 2000 Page(s):989 - 1006
Digital Object Identifier 10.1109/71.879780
[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(416 KB) IEEE JNL
[Rights and Permissions](#)
- ☐ **3. Modeling and verification of cache coherence protocols**
Ivanov, L.; Nunna, R.;
Circuits and Systems, 2001. ISCAS 2001. The 2001 IEEE International Symposium on
Volume 5, 6-9 May 2001 Page(s):129 - 132 vol. 5
Digital Object Identifier 10.1109/ISCAS.2001.922002
[AbstractPlus](#) | Full Text: [PDF](#)(380 KB) IEEE CNF
[Rights and Permissions](#)
- ☐ **4. Formal verification of a snoop-based cache coherence protocol using symbolic model checking**
Srinivasan, S.; Chhabra, P.S.; Jaini, P.K.; Aziz, A.; John, L.;
VLSI Design, 1999. Proceedings. Twelfth International Conference On
7-10 Jan. 1999 Page(s):288 - 293
Digital Object Identifier 10.1109/ICVD.1999.745162
[AbstractPlus](#) | Full Text: [PDF](#)(56 KB) IEEE CNF
[Rights and Permissions](#)
- ☐ **5. Cache coherence protocol verification of a multiprocessor system with shared memory**
Azizi, M.; Ait Mohamed, O.; Xiaoyu Song;
Microelectronics, 1998. ICM '98. Proceedings of the Tenth International Conference on
14-16 Dec. 1998 Page(s):99 - 102
Digital Object Identifier 10.1109/ICM.1998.825578
[AbstractPlus](#) | Full Text: [PDF](#)(280 KB) IEEE CNF
[Rights and Permissions](#)
- ☐ **6. Formal verification of the HAL S1 System cache coherence protocol**
Hu, A.J.; Fujita, M.; Wilson, C.;
Computer Design: VLSI in Computers and Processors, 1997. ICCD '97. Proceedings. 1997 IEEE International Conference on

Terms used verification techniques for cache coherence

Found 7 of 196,064

Sort results by

relevance

Display results

expanded form

 [Save results to a Binder](#)
 [Search Tips](#)
☐ Open results in a new window

Try an [Advanced Search](#)

Try this search in [The ACM Guide](#)

Results 1 - 7 of 7

Relevance scale ☐ ☐ ☐ ☐ ☐


1 Verification techniques for cache coherence protocols



Fong Pong, Michel Dubois

March 1997 **ACM Computing Surveys (CSUR)**, Volume 29 Issue 1

Publisher: ACM Press

Full text available:  pdf(1.25 MB)

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

In this article we present a comprehensive survey of various approaches for the verification of cache coherence protocols based on state enumeration, (symbolic model checking, and symbolic state models. Since these techniques search the state space of the protocol exhaustively, the amount of memory required to manipulate that state information and the verification time grow very fast with the number of processors and the complexity of the protocol mechanism ...

Keywords: cache coherence, finite state machine, protocol verification, shared-memory multiprocessors, state representation and expansion


2 The verification of cache coherence protocols



Fong Pong, Michel Dubois

August 1993 **Proceedings of the fifth annual ACM symposium on Parallel algorithms and architectures SPAA '93**

Publisher: ACM Press

Full text available:  pdf(1.05 MB)


Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)

3 The STRESS method for boundary-point performance analysis of end-to-end multicast timer-suppression mechanisms

Ahmed Helmy, Sandeep Gupta, Deborah Estrin

February 2004 **IEEE/ACM Transactions on Networking (TON)**, Volume 12 Issue 1

Publisher: IEEE Press

Full text available:  pdf(477.08 KB)

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

The advent of multicast and the growth and complexity of the Internet has complicated network protocol design and evaluation. Evaluation of Internet protocols usually uses random scenarios or scenarios based on designers' intuition. Such approach may be useful for average case analysis but does not cover *boundary-point* (worst or best case) scenarios. To synthesize boundary-point scenarios, a more systematic approach is needed. In this paper, we present a method for automatic synthesis of w ...

4 Modeling and validation of pipeline specifications

Prabhat Mishra, Nikil Dutt

Terms used [cache verification](#)

Found 23,246 of 196,064

Sort results by


[Save results to a Binder](#)

Try an [Advanced Search](#)

Display results


[Search Tips](#)

Try this search in [The ACM Guide](#)
☐ Open results in a new window

Results 1 - 20 of 200

Result page: [1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [next](#)

Best 200 shown

Relevance scale ☐ ☐ ☐ ☐ ☐

1 [Programming languages and object technologies: Verification caching: towards efficient and secure mobile code execution environments](#)



Nael B. Abu-Ghazaleh, Dhananjay S. Phatak

March 2002 **Proceedings of the 2002 ACM symposium on Applied computing SAC '02**

Publisher: ACM Press

Full text available:  pdf(443.31 KB)

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

In the mobile code paradigm for distributed systems (as well as in the active networks and agents frameworks), programs from possibly unknown hosts interact with the resources local to the host. While this model offers great potential, it also raises difficult security and performance issues. The mobile code unit should be guaranteed to be safe (not to abuse the resources of the host) in a limited time (since the acquisition of the code happens in real time --- e.g., a Java applet). Existing hos ...


2 [Verification techniques for cache coherence protocols](#)



Fong Pong, Michel Dubois

March 1997 **ACM Computing Surveys (CSUR)**, Volume 29 Issue 1

Publisher: ACM Press

Full text available:  pdf(1.25 MB)

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

In this article we present a comprehensive survey of various approaches for the verification of cache coherence protocols based on state enumeration, (symbolic model checking, and symbolic state models. Since these techniques search the state space of the protocol exhaustively, the amount of memory required to manipulate that state information and the verification time grow very fast with the number of processors and the complexity of the protocol mechanism ...

Keywords: cache coherence, finite state machine, protocol verification, shared-memory multiprocessors, state representation and expansion


3 [The verification of cache coherence protocols](#)



Fong Pong, Michel Dubois

August 1993 **Proceedings of the fifth annual ACM symposium on Parallel algorithms and architectures SPAA '93**

Publisher: ACM Press

Full text available:  pdf(1.05 MB)

Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)

4 [Verification of FLASH cache coherence protocol by aggregation of distributed transactions](#)

THE ACM DIGITAL LIBRARY


[Feedback](#) [Report a problem](#) [Satisfaction survey](#)

Terms used cache verification random

Found 16,022 of 196,064

Sort results by

relevance


[Save results to a Binder](#)

Try an [Advanced Search](#)

Try this search in [The ACM Guide](#)

Display results

expanded form


[Search Tips](#)
☐ Open results in a new window

Results 1 - 20 of 200

Result page: [1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [next](#)

Best 200 shown

Relevance scale ☐ ☐ ☐ ☐ ☐

1 [Functional verification of a multiple-issue, out-of-order, superscalar Alpha](#)



[processor—the DEC Alpha 21264 microprocessor](#)

Scott Taylor, Michael Quinn, Darren Brown, Nathan Dohm, Scot Hildebrandt, James Huggins, Carl Ramey

May 1998 **Proceedings of the 35th annual conference on Design automation DAC '98**

Publisher: ACM Press

Full text available:  [pdf\(153.68 KB\)](#)

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

DIGITAL's Alpha 21264 processor is a highly out-of-order, superpipelined, superscalar implementation of the Alpha architecture, capable of a peak execution rate of six instructions per cycle and a sustainable rate of four per cycle. The 21264 also features a 500 MHz clock speed and a high-bandwidth system interface that channels up to 5.3 Gbytes/second of cache data and 2.6 Gbytes/second of main-memory data into the processor. Simulation-based functional verification was performed on the lo ...

Keywords: 21264, Alpha, architecture, coverage analysis, microprocessor, pseudo-random, validation, verification


2 [A BNF-based automatic test program generator for compatible microprocessor verification](#)



Lieh-Ming Wu, Kuochen Wang, Chuang-Yi Chiu

January 2004 **ACM Transactions on Design Automation of Electronic Systems (TODAES)**, Volume 9 Issue 1

Publisher: ACM Press

Full text available:  [pdf\(306.47 KB\)](#)

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

A novel Backus-Naur-form- (BNF-) based method to automatically generate test programs from simple to complex ones for advanced microprocessors is presented in this paper. We use X86 architecture to illustrate our design method. Our method is equally applicable to other processor architectures by redefining BNF production rules. Design issues for an *automatic program generator* (APG) are first outlined. We have resolved the design issues and implemented the APG by a *top-down recursive descent parsing method* ...

Keywords: Advanced microprocessor, BNF, automatic program generator, compatibility verification, coverage, top-down recursive descent parsing method

3 [Cache performance analysis of traversals and random accesses](#)

Richard E. Ladner, James D. Fix, Anthony LaMarca

January 1999 **Proceedings of the tenth annual ACM-SIAM symposium on Discrete algorithms SODA '99**

☐ Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

SUPPORT

Results for "(cache <sentence> verif*) <and> (pyr >= 1913 <and> pyr <= 2004)"

Your search matched 534 of 1489021 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

 e-mail  printer friendly

» Search Options

[View Session History](#)

[New Search](#)

» Key

IEEE JNL	IEEE Journal or Magazine
IET JNL	IET Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IET CNF	IET Conference Proceeding
IEEE STD	IEEE Standard

Modify Search

(cache <sentence> verif*) <and> (pyr >= 1913 <and> pyr <= 2004)

Search >

☐ Check to search only within this results set

Display Format: ☒ Citation ☐ Citation & Abstract

[view selected items](#) Select All Deselect All

View: 1-25 | [26-50](#) | [51-75](#) | [76-100](#)

- ☐ 1. **Dynamic techniques for load and load-use scheduling**
Roth, A.; Ronen, R.; Mendelson, A.;
[Proceedings of the IEEE](#)
Volume 89, Issue 11, Nov. 2001 Page(s):1621 - 1637
Digital Object Identifier 10.1109/5.964442
[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(276 KB) | Full Text: [HTML](#) IEEE JNL
[Rights and Permissions](#)
- ☐ 2. **Hardware/software co-design of the Stanford FLASH multiprocessor**
Heinrich, M.; Ofelt, D.; Horowitz, M.A.; Hennessy, J.;
[Proceedings of the IEEE](#)
Volume 85, Issue 3, March 1997 Page(s):455 - 466
Digital Object Identifier 10.1109/5.558720
[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(180 KB) IEEE JNL
[Rights and Permissions](#)
- ☐ 3. **The design of the microarchitecture of UltraSPARC-I**
Tremblay, M.; Greenley, D.; Normoyle, K.;
[Proceedings of the IEEE](#)
Volume 83, Issue 12, Dec. 1995 Page(s):1653 - 1663
Digital Object Identifier 10.1109/5.476081
[AbstractPlus](#) | Full Text: [PDF](#)(1208 KB) IEEE JNL
[Rights and Permissions](#)
- ☐ 4. **Caching Hints In Distributed Systems**
Terry, D.B.;
[Software Engineering, IEEE Transactions on](#)
Volume SE-13, Issue 1, Jan. 1987 Page(s):48 - 54
[AbstractPlus](#) | Full Text: [PDF](#)(2912 KB) IEEE JNL
[Rights and Permissions](#)
- ☐ 5. **Cache-based Computer Systems**
Kaplan, K.R.; Winder, R.O.;
[Computer](#)
Volume 6, Issue 3, Mar 1973 Page(s):30 - 36
[AbstractPlus](#) | Full Text: [PDF](#)(4800 KB) IEEE JNL
[Rights and Permissions](#)
- ☐ 6. **Modular Minicomputers Using Microprocessors**
Arulpragasam, J.A.; Giggi, R.A.; Lary, R.F.; Sullivan, D.T.; Chin-Chang Wu;
[Solid-State Circuits, IEEE Journal of](#)
Volume 15, Issue 1, Feb 1980 Page(s):85 - 96
[AbstractPlus](#) | Full Text: [PDF](#)(1664 KB) IEEE JNL

Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

SUPPORT

Results for "((cache<sentence>verif*<and>random)) <and> (pyr >= 1913 <and> pyr <= 2..."

Your search matched 203 of 1489021 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

 e-mail  printer friendly

Search Options

[View Session History](#)

[New Search](#)

Key

IEEE JNL	IEEE Journal or Magazine
IET JNL	IET Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IET CNF	IET Conference Proceeding
IEEE STD	IEEE Standard

Modify Search

((cache<sentence>verif*<and>random)) <and> (pyr >= 1913 <and> pyr <= 2004)

[Search](#)

☐ Check to search only within this results set

Display Format: ☒ Citation ☐ Citation & Abstract

[view selected items](#) [Select All](#) [Deselect All](#)

View: 1-25 | 26-50 | 51-75 | 76-100

- 1. Verifying a multiprocessor cache controller using random test generation**
Wood, D.A.; Gibson, G.A.; Katz, R.H.;
[Design & Test of Computers, IEEE](#)
Volume 7, Issue 4, Aug. 1990 Page(s):13 - 25
Digital Object Identifier 10.1109/54.57906
[AbstractPlus](#) | Full Text: [PDF\(920 KB\)](#) IEEE JNL
[Rights and Permissions](#)
- 2. Accounting for memory bank contention and delay in high-bandwidth multiprocessors**
Blueloch, G.E.; Gibbons, P.B.; Matias, Y.; Zagha, M.;
[Parallel and Distributed Systems, IEEE Transactions on](#)
Volume 8, Issue 9, Sept. 1997 Page(s):943 - 958
Digital Object Identifier 10.1109/71.615440
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(296 KB\)](#) IEEE JNL
[Rights and Permissions](#)
- 3. Zen and the art of Alpha verification**
Dohm, N.; Ramey, C.; Brown, D.; Hildebrandt, S.; Huggins, J.; Quinn, M.; Taylor, S.;
[Computer Design, VLSI in Computers and Processors, 1998, ICCD '98, Proceedings, International Conference on](#)
5-7 Oct. 1998 Page(s):111 - 117
Digital Object Identifier 10.1109/ICCD.1998.727031
[AbstractPlus](#) | Full Text: [PDF\(52 KB\)](#) IEEE CNF
[Rights and Permissions](#)
- 4. Functional verification of a multiple-issue, out-of-order, superscalar Alpha processor-the DEC Alpha 21264 microprocessor**
Taylor, S.; Quinn, M.; Brown, D.; Dohm, N.; Hildebrandt, S.; Huggins, J.; Famey, C.;
[Design Automation Conference, 1998. Proceedings](#)
15-19 Jun 1998 Page(s):638 - 643
[AbstractPlus](#) | Full Text: [PDF\(580 KB\)](#) IEEE CNF
[Rights and Permissions](#)
- 5. Using name-based mappings to increase hit rates**
Thaler, D.G.; Ravishankar, C.V.;
[Networking, IEEE/ACM Transactions on](#)
Volume 6, Issue 1, Feb. 1998 Page(s):1 - 14
Digital Object Identifier 10.1109/90.663936
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(404 KB\)](#) IEEE JNL
[Rights and Permissions](#)
- 6. Functional verification of SMP, MPP, and vector-register supercomputers through controlled randomness**
Wunderlich, J.T.;
[SoutheastCon, 2003. Proceedings, IEEE](#)
4-6 April 2003 Page(s):117 - 122

☐ Search Results

[BROWSE](#)

[SEARCH](#)

[IEEE XPLORE GUIDE](#)

[SUPPORT](#)

Results for "((cache<sentence>verif*<and>random)) <and> (pyr >= 1913 <and> pyr.<= 2..."

Your search matched 203 of 1489021 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

 [e-mail](#)  [printer friendly](#)

» Search Options

[View Session History](#)

[New Search](#)

» Key

IEEE JNL	IEEE Journal or Magazine
IET JNL	IET Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IET CNF	IET Conference Proceeding
IEEE STD	IEEE Standard

Modify Search

☐ Check to search only within this results set

Display Format: ☒ Citation ☐ Citation & Abstract

[Select All](#) [Deselect All](#)

View: [1-25](#) | [26-50](#) | [51-75](#) | [76-100](#)

- ☐ 1. Verifying a multiprocessor cache controller using random test generation
Wood, D.A.; Gibson, G.A.; Katz, R.H.;
[Design & Test of Computers, IEEE](#)
Volume 7, Issue 4, Aug. 1990 Page(s):13 - 25
Digital Object Identifier 10.1109/54.57906
[AbstractPlus](#) | Full Text: [PDF\(920 KB\)](#) IEEE JNL
[Rights and Permissions](#)
- ☐ 2. Accounting for memory bank contention and delay in high-bandwidth multiprocessors
Blelloch, G.E.; Gibbons, P.B.; Matias, Y.; Zagha, M.;
[Parallel and Distributed Systems, IEEE Transactions on](#)
Volume 8, Issue 9, Sept. 1997 Page(s):943 - 958
Digital Object Identifier 10.1109/71.615440
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(296 KB\)](#) IEEE JNL
[Rights and Permissions](#)
- ☐ 3. Zen and the art of Alpha verification
Dohm, N.; Ramey, C.; Brown, D.; Hildebrandt, S.; Huggins, J.; Quinn, M.; Taylor, S.;
[Computer Design: VLSI in Computers and Processors, 1998. ICCD '98. Proceedings, International Conference on](#)
5-7 Oct. 1998 Page(s):111 - 117
Digital Object Identifier 10.1109/ICCD.1998.727031
[AbstractPlus](#) | Full Text: [PDF\(52 KB\)](#) IEEE CNF
[Rights and Permissions](#)
- ☐ 4. Functional verification of a multiple-issue, out-of-order, superscalar Alpha processor-the DEC Alpha 21264 microprocessor
Taylor, S.; Quinn, M.; Brown, D.; Dohm, N.; Hildebrandt, S.; Huggins, J.; Faméy, C.;
[Design Automation Conference, 1998. Proceedings](#)
15-19 Jun 1998 Page(s):638 - 643
[AbstractPlus](#) | Full Text: [PDF\(580 KB\)](#) IEEE CNF
[Rights and Permissions](#)
- ☐ 5. Using name-based mappings to increase hit rates
Thaler, D.G.; Ravishankar, C.V.;
[Networking, IEEE/ACM Transactions on](#)
Volume 6, Issue 1, Feb. 1998 Page(s):1 - 14
Digital Object Identifier 10.1109/90.663936
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(404 KB\)](#) IEEE JNL
[Rights and Permissions](#)
- ☐ 6. Functional verification of SMP, MPP, and vector-register supercomputers through controlled randomness
Wunderlich, J.T.;
[SoutheastCon, 2003. Proceedings, IEEE](#)
4-6 April 2003 Page(s):117 - 122

All Results

[G Holzmann](#)

[E Clarke](#)

[A Smith](#)

[D Peled](#)

[O Grumberg](#)

[BOOK] **Design and validation of computer protocols - group of 12 »**

GJ Holzmann - 1990 - Prentice-Hall, Inc. Upper Saddle River, NJ, USA

... Nalumasu , Ganesh Gopalakrishnan, Deriving Efficient **Cache** Coherence Protocols ...

Techniques for Program **Validation**, Formal Methods in System **Design**, v.20 ...

Cited by 1417 - [Related Articles](#) - [Web Search](#) - [Library Search](#)

[PS] **Proxy cache design: Algorithms, implementation and performance - group of 5 »**

J Shim, P Scheuermann, R Vingralek - IEEE Transactions on Knowledge and Data Engineering, 1999 - ece.nwu.edu

... **cache** without **validation** and thereby provide a better response time to clients.

In this paper we describe the **design** and implementation of a new, unied **cache** ...

Cited by 41 - [Related Articles](#) - [View as HTML](#) - [Web Search](#)

Proxy cache algorithms: design, implementation, and performance - group of 10 »

J Shim, P Scheuermann, R Vingralek - IEEE Transactions on Knowledge and Data Engineering, 1999 - doi.ieeecomputersociety.org

... In this paper, we describe the **design** and implementation of a new... the delay to fetch each document into the **cache** and the cost of **validation** of each ...

Cited by 89 - [Related Articles](#) - [Web Search](#) - [BL Direct](#)

Protocol verification as a hardware design aid - group of 14 »

DL Dill, AJ Drexler, AJ Hu, CH Yang - Computer **Design**: VLSI in Computers and Processors, 1992. ..., 1992 - ieeeexplore.ieee.org

... AT&T's COSPAN protocol verifier has been used for hardware **designs** [12], and

McMillan's SMV program was recently applied to a **cache** coherence protocol for ...

Cited by 292 - [Related Articles](#) - [Web Search](#)

Reducing the frequency of tag compares for low power l-cache design - group of 3 »

R Panwar, D Rennels - ... International Symposium on Low Power Electronics and **Design**, 1995 - acm.org

... is not a good idea for low power **design**. ... in this paper can almost completely eliminate the

cache controller ac ... We present the empirical **validation** of this result. ...

Cited by 38 - [Related Articles](#) - [View as HTML](#) - [Web Search](#)

[BOOK] **Cache and Memory Hierarchy Design: A Performance Directed Approach - group of 2 »**

SA Przybylski - 1991 - books.google.com

... 6.2.1. Real-Life **Cache Design** 168 6.2.2. Rules of Thumb for **Cache** Designers 172 6.3.

Suggestions for Further Research 175 Appendix A. **Validation** of the Empirical ...

Cited by 134 - [Related Articles](#) - [Web Search](#) - [Library Search](#)

Disk cache—miss ratio analysis and design considerations - group of 6 »

AJ Smith - ACM Transactions on Computer Systems (TOCS), 1985 - portal.acm.org

... As explained in the next section, many of the aspects of disk **cache design** are sensitive to program behavior and file access patterns, and are therefore best ...

Cited by 144 - [Related Articles](#) - [Web Search](#) - [Library Search](#)

[BOOK] **Model Checking - group of 24 »**

EM Clarke Jr, O Grumberg, DA Peled - 1999 - books.google.com

... The principal **validation** methods for complex systems are ... SMV can be used to debug real industrial **designs**. ... is the verification of the **cache** coherence protocol ...

Cited by 2771 - [Related Articles](#) - [Web Search](#) - [BL Direct](#)

Validation with Guided Search of the State Space - group of 14 »

☐ Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

SUPPORT

Results for "((cache memor<in>ti)) <and> (pyr >= 1913 <and> pyr <= 2004))"

Your search matched 111 of 1489021 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

 e-mail  printer friendly

» Search Options

[View Session History](#)

[New Search](#)

» Key

IEEE JNL	IEEE Journal or Magazine
IET JNL	IET Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IET CNF	IET Conference Proceeding
IEEE STD	IEEE Standard

Modify Search

((cache memor<in>ti)) <and> (pyr >= 1913 <and> pyr <= 2004)

Search 

☐ Check to search only within this results set

Display Format: ☒ Citation ☐ Citation & Abstract

 **view selected items**

[Select All](#) [Deselect All](#)

View: 1-25 | [26-50](#) | [51-75](#) | [76-100](#)

- ☐ 1. Analysis of Multiprocessors with Private Cache Memories
Patel, J.H.;
[Computers, IEEE Transactions on](#)
Volume C-31, Issue 4, Apr 1982 Page(s):296 - 304
[AbstractPlus](#) | Full Text: [PDF\(3104 KB\)](#) IEEE JNL
[Rights and Permissions](#)
- ☐ 2. A fast 7.5 ns access 1K-bit RAM for cache-memory systems
Kawarada, K.; Suzuki, M.; Mukai, H.; Toyoda, K.; Kondo, Y.;
[Solid-State Circuits, IEEE Journal of](#)
Volume 13, Issue 5, Oct 1978 Page(s):656 - 663
[AbstractPlus](#) | Full Text: [PDF\(1360 KB\)](#) IEEE JNL
[Rights and Permissions](#)
- ☐ 3. 280-ps 6-bit RCJL decoder using high drivability and unit circuit for a 1-kbit Josephson cache memory
Wada, Y.; Nagasawa, S.; Ishida, I.;
[Solid-State Circuits, IEEE Journal of](#)
Volume 22, Issue 5, Oct 1987 Page(s):892 - 898
[AbstractPlus](#) | Full Text: [PDF\(1248 KB\)](#) IEEE JNL
[Rights and Permissions](#)
- ☐ 4. CRISP: a pipelined 32-bit microprocessor with 13-kbit of cache memory
Berenbaum, A.D.; Colbry, B.W.; Ditzel, D.R.; Freeman, R.D.; McLellan, H.R.; O'Connor, K.J.; Shoji, M.;
[Solid-State Circuits, IEEE Journal of](#)
Volume 22, Issue 5, Oct 1987 Page(s):776 - 782
[AbstractPlus](#) | Full Text: [PDF\(1288 KB\)](#) IEEE JNL
[Rights and Permissions](#)
- ☐ 5. Accurate low-cost methods for performance evaluation of cache memory systems
Laha, S.; Patel, J.H.; Iyer, R.K.;
[Computers, IEEE Transactions on](#)
Volume 37, Issue 11, Nov. 1988 Page(s):1325 - 1336
Digital Object Identifier 10.1109/12.8699
[AbstractPlus](#) | Full Text: [PDF\(944 KB\)](#) IEEE JNL
[Rights and Permissions](#)
- ☐ 6. Performance trade-offs for microprocessor cache memories
Alpert, D.B.; Flynn, M.J.;
[Micro, IEEE](#)
Volume 8, Issue 4, Aug. 1988 Page(s):44 - 54
Digital Object Identifier 10.1109/40.7771
[AbstractPlus](#) | Full Text: [PDF\(892 KB\)](#) IEEE JNL
[Rights and Permissions](#)

☐ Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

SUPPORT

Results for "(((cache memor<in>tl) <and>simulation)<and>validat*) <and> (pyr >= 19..."

Your search matched 11 of 1489021 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

 e-mail  printer friendly

» Search Options

[View Session History](#)

[New Search](#)

» Key

IEEE JNL	IEEE Journal or Magazine
IET JNL	IET Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IET CNF	IET Conference Proceeding
IEEE STD	IEEE Standard

Modify Search

(((cache memor<in>tl) <and>simulation)<and>validat*) <and> (pyr >= 1913 <and> >

☐ Check to search only within this results set

Display Format: ☒ Citation ☐ Citation & Abstract

- ☐ 1. CRISP: a pipelined 32-bit microprocessor with 13-kbit of cache memory
 Berenbaum, A.D.; Colbry, B.W.; Ditzel, D.R.; Freeman, R.D.; McLellan, H.R.; O'Connor, K.J.; Shoji, M.;
Solid-State Circuits, IEEE Journal of
 Volume 22, Issue 5, Oct 1987 Page(s):776 - 782
 AbstractPlus | Full Text: PDF(1288 KB) IEEE JNL
[Rights and Permissions](#)
- ☐ 2. Accurate low-cost methods for performance evaluation of cache memory systems
 Laha, S.; Patel, J.H.; Iyer, R.K.;
Computers, IEEE Transactions on
 Volume 37, Issue 11, Nov. 1988 Page(s):1325 - 1336
 Digital Object Identifier 10.1109/12.8699
 AbstractPlus | Full Text: PDF(944 KB) IEEE JNL
[Rights and Permissions](#)
- ☐ 3. Modeling live and dead lines in cache memory systems
 Mendelson, A.; Thiebaut, D.; Pradhan, D.K.;
Computers, IEEE Transactions on
 Volume 42, Issue 1, Jan. 1993 Page(s):1 - 14
 Digital Object Identifier 10.1109/12.192209
 AbstractPlus | Full Text: PDF(1000 KB) IEEE JNL
[Rights and Permissions](#)
- ☐ 4. Compression-based program characterization for improving cache memory performance
 Phalke, V.; Gopinath, B.;
Computers, IEEE Transactions on
 Volume 46, Issue 11, Nov. 1997 Page(s):1174 - 1186
 Digital Object Identifier 10.1109/12.644292
 AbstractPlus | References | Full Text: PDF(408 KB) IEEE JNL
[Rights and Permissions](#)
- ☐ 5. Minimizing area cost of on-chip cache memories by caching address tags
 Wang, H.; Sun, T.; Yang, Q.;
Computers, IEEE Transactions on
 Volume 46, Issue 11, Nov. 1997 Page(s):1187 - 1201
 Digital Object Identifier 10.1109/12.644293
 AbstractPlus | References | Full Text: PDF(396 KB) IEEE JNL
[Rights and Permissions](#)
- ☐ 6. A reconfigurable multilevel parallel texture cache memory with 75-GB/s parallel cache replacement bandwidth
 Se-Jeong Park; Jeong-Su Kim; Ramchan Woo; Se-Joong Lee; Kang-Min Lee; Tae-Hum Yang; Jin-Yong Jung; Hoi-Jun Yoo;
Solid-State Circuits, IEEE Journal of
 Volume 37, Issue 5, May 2002 Page(s):612 - 623

☐ Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

SUPPORT

Results for "(((cache memor<in>ti) <and>simulation)<and>verif" <and> (pyr >= 1913..."

Your search matched 13 of 1489021 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

 e-mail  printer friendly

» Search Options

[View Session History](#)

[New Search](#)

» Key

IEEE JNL	IEEE Journal or Magazine
IET JNL	IET Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IET CNF	IET Conference Proceeding
IEEE STD	IEEE Standard

Modify Search

☐ Check to search only within this results set

Display Format: ☒ Citation ☐ Citation & Abstract

- ☐ 1. 280-ps 6-bit RCJL decoder using high drivability and unit circuit for a 1-kbit Josephson cache memory
Wada, Y.; Nagasawa, S.; Ishida, I.;
[Solid-State Circuits, IEEE Journal of](#)
Volume 22, Issue 5, Oct 1987 Page(s):892 - 898
[AbstractPlus](#) | Full Text: [PDF](#)(1248 KB) IEEE JNL
[Rights and Permissions](#)
- ☐ 2. CRISP: a pipelined 32-bit microprocessor with 13-kbit of cache memory
Berenbaum, A.D.; Colbry, B.W.; Ditzel, D.R.; Freeman, R.D.; McLellan, H.R.; O'Connor, K.J.; Shoji, M.;
[Solid-State Circuits, IEEE Journal of](#)
Volume 22, Issue 5, Oct 1987 Page(s):776 - 782
[AbstractPlus](#) | Full Text: [PDF](#)(1288 KB) IEEE JNL
[Rights and Permissions](#)
- ☐ 3. AC-and DC-powered subnanosecond 1-kbit Josephson cache memory design
Wada, Y.; Hidaka, M.; Nagasawa, S.; Ishida, I.;
[Solid-State Circuits, IEEE Journal of](#)
Volume 23, Issue 4, Aug. 1988 Page(s):923 - 932
Digital Object Identifier 10.1109/4.343
[AbstractPlus](#) | Full Text: [PDF](#)(876 KB) IEEE JNL
[Rights and Permissions](#)
- ☐ 4. An analytical access time model for on-chip cache memories
Wada, T.; Rajan, S.; Przybylski, S.A.;
[Solid-State Circuits, IEEE Journal of](#)
Volume 27, Issue 8, Aug. 1992 Page(s):1147 - 1156
Digital Object Identifier 10.1109/4.148323
[AbstractPlus](#) | Full Text: [PDF](#)(768 KB) IEEE JNL
[Rights and Permissions](#)
- ☐ 5. Modelling live and dead lines in cache memory systems
Mendelson, A.; Thiebaut, D.; Pradhan, D.K.;
[Computers, IEEE Transactions on](#)
Volume 42, Issue 1, Jan. 1993 Page(s):1 - 14
Digital Object Identifier 10.1109/12.192209
[AbstractPlus](#) | Full Text: [PDF](#)(1000 KB) IEEE JNL
[Rights and Permissions](#)
- ☐ 6. On the effective use of a cache memory simulator in a computer architecture course
Rotithor, H.G.;
[Education, IEEE Transactions on](#)
Volume 38, Issue 4, Nov. 1995 Page(s):357 - 360
Digital Object Identifier 10.1109/13.473156

Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

SUPPORT

Results for "((cache memor<and>simulation)<and>testing) <and> (pyr >= 1913 <and> pyr ..."

Your search matched 1070 of 1489021 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

e-mail printer friendly

» Search Options

[View Session History](#)

[New Search](#)

» Key

IEEE JNL	IEEE Journal or Magazine
IET JNL	IET Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IET CNF	IET Conference Proceeding
IEEE STD	IEEE Standard

Modify Search

((cache memor<and>simulation)<and>testing) <and> (pyr >= 1913 <and> pyr <= 20)

☐ Check to search only within this results set

Display Format: ☒ Citation ☐ Citation & Abstract

View: 1-25 | [26-50](#) | [51-75](#) | [76-100](#)

- ☒ 1. An accurate analysis of the effects of soft errors in the instruction and data caches of a pipelined microprocessor
Rebaudengo, M.; Reorda, M.S.; Violante, M.;
Design, Automation and Test in Europe Conference and Exhibition, 2003
2003 Page(s):602 - 607
Digital Object Identifier 10.1109/DATE.2003.1253674
[AbstractPlus](#) | Full Text: [PDF](#)(271 KB) IEEE CNF
[Rights and Permissions](#)
- ☐ 2. Coping with limited on-board memory and communication bandwidth in mobile-robot systems
Yilin Zhao; Ravishankar, C.V.; BeMent, S.L.;
Systems, Man and Cybernetics, IEEE Transactions on
Volume 24, Issue 1, Jan. 1994 Page(s):58 - 72
Digital Object Identifier 10.1109/21.259686
[AbstractPlus](#) | Full Text: [PDF](#)(1372 KB) IEEE JNL
[Rights and Permissions](#)
- ☐ 3. Author Index
Computers, IEEE Transactions on
Volume 48, Issue 12, Dec. 1999 Page(s):1380 - 1384
Digital Object Identifier 10.1109/TC.1999.817404
[AbstractPlus](#) | Full Text: [PDF](#)(128 KB) IEEE JNL
[Rights and Permissions](#)
- ☐ 4. 1987 Index IEEE Journal of Solid-State Circuits Vol. SC-22
Solid-State Circuits, IEEE Journal of
Volume 22, Issue 6, Dec 1987 Page(s):i1 - i18
[AbstractPlus](#) | Full Text: [PDF](#)(4208 KB) IEEE JNL
[Rights and Permissions](#)
- ☐ 5. Multiple prefetch adaptive disk caching
Grimsrud, K.S.; Archibald, J.K.; Nelson, B.E.;
Knowledge and Data Engineering, IEEE Transactions on
Volume 5, Issue 1, Feb. 1993 Page(s):88 - 103
Digital Object Identifier 10.1109/69.204094
[AbstractPlus](#) | Full Text: [PDF](#)(1352 KB) IEEE JNL
[Rights and Permissions](#)
- ☐ 6. A trace-driven simulator for performance evaluation of cache-based multiprocessor systems
Prete, C.A.; Prina, G.; Ricciardi, L.;
Parallel and Distributed Systems, IEEE Transactions on
Volume 6, Issue 9, Sept. 1995 Page(s):915 - 929
Digital Object Identifier 10.1109/71.466630

[Web](#) [Images](#) [Video](#) [News](#) [Maps](#) [more »](#)[Google](#) [Advanced Search](#)
[Preferences](#)

WebResults 1 - 2 of 2 for "[design verification of the we32106 math accelerator unit](#)". (0.42 seconds)

Tip: Try removing quotes from your search to get more results.

[\(PDF\) Verifying a multiprocessor cache controller using random test ...](#)

File Format: PDF/Adobe Acrobat

"Design Verification of the WE32106 Math Accelerator Unit," IEEE. 6. S. Shalem and I.

Cannon, 'Testing the Design of the NS32532 Microproces- ...

ieeexplore.ieee.org/iel1/54/2102/00057906.pdf?arnumber=57906 - [Similar pages](#)[Verifying a Multiprocessor Cache Controller Using Random Test ...](#)**"Design Verification of the WE32106 Math Accelerator Unit,"**IEEE Design&Test of

Computers, Vol. 5. No. 3, June 1988, pp. 11-21. [6] S. Shalem and I. Carmon, ...

csdl.computer.org/redirectDL.jsp?path=mags/dt/1990/04/d4013abs.htm - [Similar pages](#)

 [Search within results](#) | [Language Tools](#) | [Search Tips](#) | [Dissatisfied?](#) [Help us improve](#)

[Google Home](#) - [Advertising Programs](#) - [Business Solutions](#) - [About Google](#)

©2007 Google

Google

Web Images Video News Maps more »

"verifying a multiprocessor cache controller"

Search

Advanced Search
Preferences

Web

Results 1 - 10 of about 215 for "verifying a multiprocessor cache controller". (0.38 seconds)**Verifying a Multiprocessor Cache Controller Using Random Test ...**

Verifying a Multiprocessor Cache Controller Using Random Test Generation. Full text,
Full text available on the Publisher site Publisher Site ...

portal.acm.org/citation.cfm?coll=GUIDE&dl=GUIDE&id=622355 - [Similar pages](#)

Verifying a Multiprocessor Cache Controller Using Random Case

Verifying a Multiprocessor Cache Controller Using Random Case. Source. Technical
Report: CSD-89-490. Year of Publication: 1989. Authors ...

portal.acm.org/citation.cfm?id=894229&

dl=acm&coll=&CFID=15151515&CFTOKEN=6184618 - [Similar pages](#)

[[More results from portal.acm.org](#)]

Welcome to IEEE Xplore 2.0: Verifying a multiprocessor cache ...

Verifying a multiprocessor cache controller using random testgeneration. Wood, D.A.

Gibson, G.A. Katz, R.H. Wisconsin Univ., Madison, WI; ...

ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=57906 - [Similar pages](#)

[PDF] Verifying a multiprocessor cache controller using random test ...

File Format: PDF/Adobe Acrobat

VERIFYING A MULTIPROCESSOR CACHE CONTROLLER USING RANDOM TEST
GENERATION. DAVID. A. WOOD. University. of. Wisconsin, Madison. GARTH. A.
GIBSON ...

ieeexplore.ieee.org/iel1/54/2102/00057906.pdf?arnumber=57906 - [Similar pages](#)

Verifying a Multiprocessor Cache Controller Using Random Case ...

%0 Report %A Wood, David A. %A Gibson, Garth A. %A Katz, Randy H. %T **Verifying a
Multiprocessor Cache Controller Using Random Case Generalization** %I EECS ...

www.eecs.berkeley.edu/Pubs/TechRpts/1989/6169.html - 6k - [Cached](#) - [Similar pages](#)

Verifying a Multiprocessor Cache Controller Using Random Case ...

Verifying a Multiprocessor Cache Controller Using Random Case Generalization.

Authors: Wood, David A Gibson, Garth A Katz, Randy H CSD-89-490 January 1989 ...

techreports.lib.berkeley.edu/accessPages/CSD-89-490.html - 5k - [Cached](#) - [Similar pages](#)

[PDF] VERIFYING A MULTIPROCESSOR CACHE CONTROLLER USING RANDOM TEST ...

File Format: PDF/Adobe Acrobat

VERIFYING A MULTIPROCESSOR CACHE CONTROLLER USING RANDOM TEST
GENERATION. DAVSD A. WOOD. University of Wisconsin, Madison. GARTH A. GIBSON.
RANDY H. KATZ ...

doi.ieeecomputersociety.org/10.1109/54.57906 - [Similar pages](#)

Verifying a Multiprocessor Cache Controller Using Random Test ...

The design verification of the cache controller for SPUR, a shared-memory multiprocessor,
is reported. The strategy was to develop a random tester that ...

csdl.computer.org/redirectDL.jsp?path=mags/dt/1990/04/d4013abs.htm - [Similar pages](#)

Specifying and Verifying a Broadcast and a Multicast Snooping ...

16 Verifying a Multiprocessor Cache Controller Using Random Cas.. (context) - Wood,
Gibson et al. - 1990 15 Using Lamport Clocks to Reason About Relaxed ...

citeseer.ist.psu.edu/281231.html - 29k - [Cached](#) - [Similar pages](#)

Specifying and Verifying a Broadcast and a Multicast Snooping ...

16 Verifying a Multiprocessor Cache Controller Using Random Tes.. (context) - Wood,
Gibson et al. - 1990 ACM 16 Multicast Snooping: A New Coherence Method ...

citeseer.ist.psu.edu/sorin00specifying.html - 30k - [Cached](#) - [Similar pages](#)

Google

Web Images Video News Maps more »

"Design and Verification of Adaptive Cache Coherence" Search

Advanced Search
Preferences

Web

Results 1 - 10 of about 32 for "[Design and Verification of Adaptive Cache Coherence](#)". (0.50 seconds)**[PDF] [Design and Verification of Adaptive Cache Coherence Protocols ...](#)**

File Format: PDF/Adobe Acrobat

CSAIL. Massachusetts Institute of Technology. Design and Verification of Adaptive. Cache Coherence Protocols. Xiaowei Shen. February, 2000. PhD Thesis ...

csg.csail.mit.edu/pubs/memos/Memo-471/memo471.pdf - [Similar pages](#)**[Computation Structures Group](#)**Architecture, June, 2004. Memo-471 **Design and Verification of Adaptive Cache Coherence Protocols** Xiaowei Shen Architecture, 2000, February. Memo-470 ...www.csg.csail.mit.edu/pubs/publications.html - 132k - [Cached](#) - [Similar pages](#)**[Design and verification of adaptive cache coherence protocols](#)****Design and verification of adaptive cache coherence protocols.** Purchase a copy

Purchase a copy. Source. Pages: 1. Year of Publication: 2000 ...

portal.acm.org/citation.cfm?id=933010 - [Similar pages](#)**[Design and Verification of Adaptive Cache Coherence Protocols ...](#)****Design and Verification of Adaptive Cache Coherence Protocols** Arvind (MIT) and Xiaowei Shen (IBM T.J. Watson) This talk discusses three issues regarding ...www.cs.utah.edu/mpv/abstracts/arvind-abstract.txt - 4k - [Cached](#) - [Similar pages](#)**[mpv](#)****Design and Verification of Adaptive Cache Coherence Protocols.** 10.10 - 10.45 : Shaz

Qadeer (Compaq), On the verification of memory models of shared memory ...

www.cs.utah.edu/mpv/ - 12k - [Cached](#) - [Similar pages](#)**[Proofs of Correctness of Cache-Coherence Protocols - Stoy, Shen ...](#)****2 Design and Verification of Adaptive Cache Coherence Protocol..** (context) - Shen -

2000 1 and cache protocol verification using FDR (context) - Stoy, ...

citeseer.ist.psu.edu/stoy01proofs.html - 26k - [Cached](#) - [Similar pages](#)**[\[PDF\] Computer Architecture Modeling, Synthesis, and Verification](#)**File Format: PDF/Adobe Acrobat - [View as HTML](#)**[2] X. Shen, Design and Verification of Adaptive Cache Coherence Protocols**, PhD Thesis, Massachusetts Institute. of Technology, February 2000. ...csg.lcs.mit.edu/pubs/memos/Bluespec/modeling.pdf - [Similar pages](#)**[Computation Structures Group](#)****Design and Verification of Adaptive Cache Coherence Protocols** Xiaowei Shen. Doctoral Dissertation, EECS, MIT, February 2000 ...csg.lcs.mit.edu/pubs/bluespecpubs.html - 30k - [Cached](#) - [Similar pages](#)[\[More results from csg.lcs.mit.edu \]](#)**[Bluespec](#)****"Design and Verification of Adaptive Cache Coherence Protocols"** – Ph.D. Thesis, MIT Computer Science and Artificial Intelligence Lab, January 2000. ...www.bluespec.com/technology/research.htm - 27k - [Cached](#) - [Similar pages](#)**[\[PDF\] Automatic Synthesis of Cache-Coherence Protocol Processors Using ...](#)**

File Format: PDF/Adobe Acrobat

Design and Verification of Adaptive Cache Coherence Pro-. tocols. PhD thesis, Electrical Engineering & Computer Science Dept., MIT,. Cambridge, MA, 2000. ...ieeexplore.ieee.org/iel5/9956/32009/01487887.pdf - [Similar pages](#)

☐ Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

SUPPORT

Results for "((design verification<in>ti)) <and> (pyr >= 1913 <and> pyr <= 2004)"

Your search matched 142 of 1489021 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

e-mail printer friendly

» Search Options

[View Session History](#)

[New Search](#)

» Key

IEEE JNL	IEEE Journal or Magazine
IET JNL	IET Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IET CNF	IET Conference Proceeding
IEEE STD	IEEE Standard

Modify Search

((design verification<in>ti)) <and> (pyr >= 1913 <and> pyr <= 2004)

Search >

☐ Check to search only within this results set

Display Format: ☒ Citation ☐ Citation & Abstract

view selected items [Select All](#) [Deselect All](#)

View: 1-25 | [26-50](#) | [51-75](#) | [76-100](#)

- ☐ **1. Distribution Protection and Restoration Systems: Design Verification by Reliability Indices Systems, I.P.;**
[IEEE Transactions on Power Apparatus and Systems](#)
 Volume PAS-93, Issue 2, March 1974 Page(s):564 - 570
 Digital Object Identifier 10.1109/TPAS.1974.294004
[AbstractPlus](#) | Full Text: [PDF](#)(1295 KB) IEEE JNL
[Rights and Permissions](#)
- ☐ **2. Circuit analysis, logic simulation, and design verification for VLSI**
 Ruehli, A.E.; Ditlow, G.S.;
[Proceedings of the IEEE](#)
 Volume 71, Issue 1, Jan. 1983 Page(s):34 - 48
[AbstractPlus](#) | Full Text: [PDF](#)(1655 KB) IEEE JNL
[Rights and Permissions](#)
- ☐ **3. The AADL/S* Approach to Firmware Design Verification**
 Damm, W.; Doehmen, G.; Merkel, K.; Sichelschmidt, M.;
[Software, IEEE](#)
 Volume 3, Issue 4, July 1986 Page(s):27 - 37
[AbstractPlus](#) | Full Text: [PDF](#)(4256 KB) IEEE JNL
[Rights and Permissions](#)
- ☐ **4. An Inductive Assertion Method for Register Transfer Level Design Verification**
 Pitchumani, V.; Stabler, E.P.;
[Computers, IEEE Transactions on](#)
 Volume C-32, Issue 12, Dec 1983 Page(s):1073 - 1080
[AbstractPlus](#) | Full Text: [PDF](#)(3064 KB) IEEE JNL
[Rights and Permissions](#)
- ☐ **5. Modeling and Digital Simulation for Design Verification and Diagnosis**
 Szygenda, S.A.; Thompson, E.W.;
[Computers, IEEE Transactions on](#)
 Volume C-25, Issue 12, Dec 1976 Page(s):1242 - 1253
[AbstractPlus](#) | Full Text: [PDF](#)(4536 KB) IEEE JNL
[Rights and Permissions](#)
- ☐ **6. Design Verification at the Register Transfer Language Level**
 Hoehne, H.; Piloty, R.;
[Computers, IEEE Transactions on](#)
 Volume C-24, Issue 9, Sept. 1975 Page(s):861 - 867
[AbstractPlus](#) | Full Text: [PDF](#)(3328 KB) IEEE JNL
[Rights and Permissions](#)